Cyprus University of Technology



Computer Engineering & Informatics

CEI122: Ψηφιακή Λογική

CEI_122 - Report Εργαστηρίου 5

Φοιτητές:

Κάρυος Γεώργιος (30738)

Γεωργίου Ιωάννης (31292)


Ομάδα Ν

Καθηγητής:


Δρ. Κυριάκος Μ. Δεληπαράσχος

04/03/2025


Program:




Test Bench:



Compilation Report



WaveForm:



Pin Planner

Pin Planner - U:/2nd Semester/Psifiaki_logiki/team_n_lab5_25_2_2025/ex1 - ex1

File Edit View Processing Tools Window Help

Search altera.com

Groups

Named: *

Node Name	Direction
<<new group>>	

Groups Report


Tasks

Run Analysis and Elaboration

Early Pin Planning

Top View- Wire Bond

Cyclone II - EP2C20F484C7



Named: * Edit: Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
CLK	Input	PIN_L22	5	B5_N1	PIN_F3	3.3-V LV...default)
J	Input	PIN_L21	5	B5_N1	PIN_G5	3.3-V LV...default)
K	Input	PIN_M22	6	B6_N0	PIN_G6	3.3-V LV...default)
Q	Output	PIN_R20	6	B6_N0	PIN_D2	3.3-V LV...default)
q	Output	PIN_R19	6	B6_N0	PIN_D1	3.3-V LV...default)
<<new node>>						

All Pins

0% 00:00:00

Altera Programmer:

Programmer - U:/2nd Semester/Psifiaki_logiki/team_n_lab5_25_2_2025/ex1 - ex1 - [output_files/ex1.cdf]

File Edit View Processing Tools Window Help


Search altera.com


Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress:


Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

Start
Stop
Auto Detect
Delete
Add File...
Change File...
Save File
Add Device...
Up
Down


File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank-Check	Examine
output_files/ex1.sof	EP2C20F484	001B05F3	001B05F3	☑	☐	☐	☐









B) 3 Bit Counter Program:



B) 3 Bit Counter Test Bench:



Altera Programmer:



Pin Planner:

Pin Planner - U:/2nd Semester/Psifiaki_logiki/team_n_lab5_25_2_2025/ex1 - ex1

File Edit View Processing Tools Window Help

Search altera.com

Groups

Named: *

Node Name | Direction

<<new group>>

Groups | Report


Tasks

Run Analysis and Elaboration

Early Pin Planning

Top View- Wire Bond

Cyclone II - EP2C20F484C7



Named: * Edit: Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
CLKP	Input	PIN_L22	5	B5_N1	PIN_E20	3.3-V LV...default)
QA	Output	PIN_R20	6	B6_N0	PIN_AB12	3.3-V LV...default)
QB	Output	PIN_R19	6	B6_N0	PIN_D22	3.3-V LV...default)
QC	Output	PIN_U19	6	B6_N1	PIN_G20	3.3-V LV...default)
updown	Input	PIN_L21	5	B5_N1	PIN_F20	3.3-V LV...default)
<<new node>>						

All Pins

WaveForm:

